8 lines
97 B
Verilog

module main;
initial
begin
$display("Hello World");
$finish;
end
endmodule