2014-11-25 21:06:25 -03:00

8 lines
98 B
Verilog

module main;
initial
begin
$display("Hello World!");
$finish;
end
endmodule